

Fig. 1




Fig. 2




Fig. 3




Fig. 4A






Fig. 5A




Fig. 5B




Fig. 6




Fig. 7




Fig. 8






Fig. 9




Fig. 10 D





Fig. 11



5/16/17

Fig. 10E




Fig. 10F



Fig. 10G





Fig. 10H





7/16/17

Fig. 10K





Fig. 10J



90 chip





Fig. 10M



8/8/16/17

Fig. 10"0"




Fig. 10N






Fig. 10 Q







10/17

Fig. 16 E




Fig. 16 F





Fig. 16 K



11/17

Fig. 16L




Fig. 16M




Fig. 16N




Fig. 16O




Fig. 16Q





Fig. 16P



12/17

Fig. 16X




Fig. 16Y




Fig. 16Z





Fig. 16AA



13/17

Fig. 16R




Fig. 16S




Fig. 16T





Fig. 16U



14/17




Fig. 16W




Fig. 17C




Fig. 17A





Fig. 17B



Fig. 17D



15/17

Fig. 18A




Fig. 18B




Fig. 18C





Fig. 18D



16/17

Fig. 19





Fig. 16 A B



Shown is direct connection of optic fiber 99 from Internet 3 (or other network) to memory microchip RAM' 66', the connection preferably at a central portion 140 of microchip 66' to provide equal access to stored data on chip (the direct connection can be anywhere on microchip 66'). DSP 89, digital signal processor, is on chip 66' to connect to 99 optic fiber. RAM' 66' for shared memory use among personal computers PC 1 and for broadcast use. RAM' 66' can be volatile or non-volatile (Flash-type memory). Chip 66' can have more than one DSP 89, like Fig. 20 B.



Fig. 20A




Fig. 20B

